

REVISION RECORD			
LT#	ECO NO.	APPROVED	DATE

XIOMI REDMI NOTE 4


09/18/2026

MEDiatek-MT6797 CPU

18/09/2026

Project : MT6797

REF_SCH TOP LEVEL




REVISION RECORD			
LTN	ECO NO.	APPROVED	DATE

Schematic design notice of "10_BB_POWER_1" page.

- Note 10-1:
Note 10-2:
Note 10-3: Differential pairs of buck's remote sense must be placed at PCB
Note 10-4: back side right beneath MT6797 chip.

- Note 10-5: For PCB layout, the star connection should be implemented in the MT6351's VIO18 output.

The purpose of this symbol is used for including POP LPDDR3 in BOM.



Schematic design notice of "11_BB_POWER" page.

- Note 11-1: Reserve 1uF capacitor in VCC1800 for MHL.

- Note 11-2: AVDD28_DAC (F1 ball) must be powered by "VTCX028_PMU".

- Note 11-3:




- The placement of power/de-coupling capacitors of DVDD18_MSDC0/1 & DVDD28_MSDC1 should be placed in the farthest power plane from MT6351 point of view.

- Note 11-5:

- Differential pair of VDRAM_PMU remote sense should be placed in the farthest power plane from MT6351 point of view.

- Note 11-6:

- Connect AVDD33_USB_P1 to "VUSB33_PMU" for USB application; Connect AVDD33_USB_P1 to "VSM1_PMU" for IC-USB / Samrt card application.



DRW:	<Drawn By>	DATE:	<Drawn Date>	COMP:	LC
CHKD:	<Checked By>	DATE:	<Checked Date>	TITLE:	CX880
QCC:	<QC By>	DATE:	<QC Date>	CODE:	A0
REL:	<Released By>	DATE:	<Released Date>	SCALE:	<Scale>
DRAWING NO.				REV:	<Drawing Number>×Revision>
SHEET				26	20

D

C

B

A


D

C

B

A

REVISION RECORD			
LT#	ECO NO.	APPROVED	DATE



Schematic design notice of "11_BB_11" page.

Note 12-1: The DRAM's VREF(CA)(AA34 ball) must connect to VREF(DQ)(B22 ball).

Note 12-2: The de-coupling cap. of DRAM VREF have to be placed as close to BB as possible.

Note 12-3: Apply 1.8V to FSOURCE_P (D31) for eFuse programming.

Note 12-4: To shunt a 1uF capacitor in the AUXIN ADC input to prevent noise coupling. It should be placed as close to BB as possible. Connect the unused AUX ADC input to GND.

Note 12-5: For impedance calibration of DDRPHY

COMPANY: LC

TITLE: CX880

DRAWN: <Drawn By>	DATE: <Drawn Date>	CORE:	SIZE:	DRAWING NO:	REV:
CHECKED: <Checked By>	DATE: <Checked Date>				
QUALITY CONTROL: <QC By>	DATE: <QC Date>				
RELEASED: <Released By>	DATE: <Release Date>				

SCALE: <Scale>

SHEET: 20

D

C

B

A


D

C

B

A

REVISION RECORD			
LTB	REV NO	APPROVED	DATE



Schematic design notice of "12_BB_2" page.

Note 13-1: Default resistor of "SSUSB_VRT" can be NC if internal USB VRT is applied.

Note 13-2: Connect the the NC pins of CSI to GND

Note 13-3: The GPIO250 can't have external pull-up. "C2K DROP_ZONE" output indicator is not allow to have external pull-up.

Note 13-4: The I/O type of I2C6/7 is push-pull; External pull-up is required if I2C6/7 slave devices can only support open-drain.

Note 13-5: The GPIO249 features I/O trap in system bootup that must be pulled down.

COMPANY: LC

TITLE: CX880

DESIGN: <Drawn By>	DATE: <Drawn Date>	CODE:	SIZE:	DRAWING NO:	REV:
CHECKED: <Checked By>	DATE: <Checked Date>	CODE:	SIZE:	DRAWING NO:	REV:
QUALITY CONTROL: <QC By>	DATE: <QC Date>	CODE:	SIZE:	DRAWING NO:	REV:
RELEASED: <Released By>	DATE: <Release Date>	CODE:	SIZE:	DRAWING NO:	REV:

<Code> A0 <Drawing Number>Revision>

SCALE: <Scale> SHEET: 56 20

REVISION RECORD			
LTB	ECO NO	APPROVED	DATE

6


5

4

3

2



1



Schematic design notice of '21_POWER_MT6351_2' page.

Note 21-1:


Reserve 1.5K in order to give additional power to turn on charger LED driver while low battery.



LC			
CX880			
DRAWN	DATE	CODE	NO.
<Drawn By>	<Drawn Date>	<Code>	A0 <Drawing Number×Revision>
CHECKED	DATE	CODE	NO.
<Checked By>	<Checked Date>	<Code>	A0 <Drawing Number×Revision>
QUALITY CONTROL	DATE	CODE	NO.
<QC By>	<QC Date>	<Code>	A0 <Drawing Number×Revision>
RELEASED	DATE	CODE	NO.
<Released By>	<Release Date>	<Code>	A0 <Drawing Number×Revision>
SHEET 60 20			

REVISION RECORD			
LTR	ECO NO:	APPROVED:	DATE:

VPROC Buck




Schematic design notice of "22_POWER_2+2PHASE_BUCK" page.

Note 22-1: Buck EN is controlled by SRCLKEN0 or I2C

Companion Buck/Boost

FAN49101 / Buck-boost I2C address: 0X70 (Write:0xE0, Read:0xE1)




Schematic design notice of '24_POWER_THIRD-PARTY' page.

Note 24-1:

If R709=0ohm,R710 NC,R5109=0ohm: MT6605 can't support card mode function when phone off (quick boot disable)
If R709=NC,R710=0ohm,R5109=0ohm: MT6605 can support card mode function when phone off(quick boot disable)

Buck for VDRAM

FAN53526 / Buck I2C address: 0X60 (Write:0xC0, Read:0xC1)



Schematic design notice of "23_POWER_VGPU_VM" page.

Note 23-2: BOM option to select MT6351's VGPU or 3rd party PMIC as VDRAM (1.2V) power


	U2302	PL2302	C2303	C2304	R2301	R2302
MT6351's VGPU as VDRAM	NC / DNI	NC / DNI	NC / DNI	NC / DNI	NC / DNI	NC / DNI
3rd party PMIC as VDRAM	FAN53526	0.47uF	0.1uF	4.7uF	4.7K	4.7K
Note: NC / DNI = No connect / Do not install.						

Note 23-3: Use pin muxed I2C-1 to control FAN53526 since its I2C base address is 0x60 same as VGPU and MHL.

Note 23-4: FAN53526's EN pin is driven by MT6351

2-Phase Buck

FAN53555 / Buck I2C address: 0X60 (Write:0xC0, Read:0xC1)





Schematic design notice of "23_POWER_VGPU" page.

Note 23-1: FAN53555's EN pin is driven by MT6351.



		COMPANY					
		LC					
		TITLE					
		20_POWER_MT6328					
BRANCH	<Drawing By>	DRAWN	<Drawn Date>				
CHECKED BY	<Checked By>	CHECKED	<Checked Date>				
QUALITY CONTROL	<QC By>	QA/QC DATE		CODE	SHEET	DRAWING NO.	REV.
BREASSED	<Released By>	DATE	<Release Date>	<Code>	A0	<Drawing Number>	<Revision>
				SCALE <Scale>		SHEET 8 OF 20	

REVISION RECORD			
LTB	ECO NO.	APPROVED	DATE



DRAWN:		LC	
TITLE:		CX880	
DRAWN:	DATE:	CODE:	SIZE:
CHECKED:	DATE:	DRAWING NO:	REV:
QUALITY CONTROL:	DATE:	<Code> A0 <Drawing Number×Revision>	
RELEASED:	DATE:	SCALE:	SHEET: 9/ 20

B1/B2/B3/B5/B8/B28/ B7 / B34 / B39 / B38 / B40/ B41PA




B40 TRX

B7 TX


B38/B40/B41 BYPASS

COMPANY		LC	
TITLE			
CX880			
CODE	SIZE	DRAWING NO.	REV.
<Code>	A0	<Drawing Number>	Revised
SCALE: <Scale>		SHEET: 10 20	


DPDT SWITCH


$$\mu\zeta^3\theta^0\acute{o},\zeta\frac{1}{2}\acute{o}\mu\theta\mu\hat{a}$$

TOPAZ809p-ε.




For power VTCX02 star connection




FDD

NO CA by xiaozhanglong DRX B1




NO CA by xiaozhanglong DRX B3
B3 DRX




NO CA NEW


NO CA by xiaozhanglong DRX B41 B38



B7 DRX


 $1.1 * 0.9$ 

NO CA by xiaozhanglong DRX B39




NO CA NEW


B40 DRX



B8 DRX

 1.1×0.9 


DRAWN: <Drawn By>		DATE: <Drawn Date>		COMPANY: LC	
CHECKED: <Checked By>		DATE: <Checked Date>		TITLE: CX880	
ORDERS	ISSUE: <Issue Date>	CODE: <Code>	MAIL: A0	DRAWING NO: <Drawing Number>	REV: <Revision>
QUALITY CONTROL: <QC By>	DATE: <QC Date>	<Drawing Number> × Revision			
REMARKS:	RELEAS: <Released By>	DATE: <Release Date>	SCALE: <Scale>	SHEET: 02	TOTAL: 20



Schematic design notice of "40_MEMORY_eMMC" page.

Note 40-1: For eMMC 5.0/5.1, connect eMMC's H6 & T5 pin to GND.
For eMMC 4.5, check eMMC's H6 & T5 is real no connection (NC).




Wifi & GPS & FM









COMPANY:		LC			
TITLE:		CX880			
DRAWN:	<Drawn By>	DATE:	<Drawn Date>		
CHECKED:	<Checked By>	DATE:	<Checked Date>	CODE:	SIZE:
QUALITY CONTROL:	<QC By>	DATE:	<QC Date>	DRAWING NO:	
RELEASED:	<Released By>	DATE:	<Release Date>	REV:	
		SCALE:	<Scale>	SHEET: 14 20	

COMPANY:		LC			
TITLE:		CX880			
DRAWN:	<Drawn By>	DATE:	<Drawn Date>		
CHECKED:	<Checked By>	DATE:	<Checked Date>	CODE:	SIZE:
QUALITY CONTROL:	<QC By>	DATE:	<QC Date>	DRAWING NO:	
RELEASED:	<Released By>	DATE:	<Release Date>	REV:	
		SCALE:	<Scale>	SHEET: 14 20	

REVISION RECORD			
LT#	ECO NO.	APPROVED	DATE



COMPANY			
LC			
TITLE			
CX880			
DRAWN: <Drawn By>	DATE: <Drawn Date>	CODE:	SIZE:
CHECKED: <Checked By>	DATE: <Checked Date>	DRIVING NO:	REV:
QUALITY CONTROL: <QC By>	DATE: <QC Date>	<Code> A0 <Drawing Number>Revision>	
RELEASED: <Released By>	DATE: <Release Date>	SCALE: <Scale>	
SHEET 65		20	





DRAWN: <Drawn By>		DATED: <Drawn Date>		COMPANY: LC	
CHECKED: <Checked By>		DATED: <Checked Date>		TITLE: CX880	
QUALITY CONTROL: <QC By>		DATED: <QC Date>		CODE: <Code>	DRAWING NO: A0
RELEASED: <Released By>		DATED: <Release Date>		SHEET: 46 20	


REVISION RECORD			
LTB	ECO NO.	APPROVED	DATE

Main Camera A



Main Camera





Main Camera AVDD




LCM




Front Camera



Black Light




Flash




Schematic design notice of "63 PERI_CAMERA_KEYPAD" page.

- Note 62-1: The VCC of I2C_0 is pulled to "VCAM_IQ_PMU".
- Note 62-2: I2C control interface of front camera (with AF) must be assigned to I2C-2 bus when PIB/VIV feature be supported.
- Note 62-3: Reserve a capacitor (27pF) on camera's MCLK and shunt it to GND to prevent GPS de-sense.

DRAWN: <Drawn By>		DATE: <Drawn Date>		CHECKED: <Checked By>		DATE: <Checked Date>		QUALITY CONTROL: <QC By>		DATE: <QC Date>		RELEASED: <Released By>		DATE: <Released Date>		SCALE: <Scale>		SHEET: 68 20	
COMPANY: LC		TITLE: CX880		CODE: A0		SIZE: <Drawing Number×Revision>		DRAWING NO:		REV:									



NFC power



I2C_ADR1	I2C_ADR0	WRITE	READ
0	0	0X50	0X51
0	1	0X52	0X53
1	0	0X54	0X55
1	1	0X56	0X57

NFC

